TSMC-02-228

October 24, 2003

Commissioner for Patents P.O.Box 1450 Alexandria, VA 22313-1450

Fr: George O. Saile, Reg. No. 19,572 28 Davis Avenue Poughkeepsie, N.Y. 12603

Subject:

Serial No. 10/631,842 07/31/03

Chia-Ta Hsieh

A METHOD TO FORM SELF-ALIGNED FLOATING GATE TO DIFFUSION STRUCTURES IN FLASH

Grp. Art Unit:

INFORMATION DISCLOSURE STATEMENT

Enclosed is Form PTO-1449, Information Disclosure Citation In An Application.

The following Patents and/or Publications are submitted to comply with the duty of disclosure under CFR 1.97-1.99 and 37 CFR 1.56. Copies of each document is included herewith.

CERTIFICATE OF MAILING

I hereby certify that this correspondence is being deposited with the United States Postal Service as first class mail in an envelope addressed to: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450, on October $\Im \gamma$, 2003.

Stephen B. Ackexman, Reg.# 37761

Signature/Date

- U.S. Patent 6,403,494 to Chu et al., "Method of Forming a Floating Gate Self-Aligned to STI on EEPROM," discloses a method of forming a split-gate flash memory cell with the floating gate self-aligned to the shallow trench isolation (STI).
- U.S. Patent 6,358,796 to Lin et al., "Method to Fabricate a Non-Smiling Effect Structure in Split-Gate Flash with Self-Aligned Isolation," teaches a method to fabricate a split-gate flash memory cell with self-aligned STI without the intrusion of a smiling gap.
- U.S. Patent 6,245,685 to Sung et al., "Method for Forming a Square Oxide Structure or a Square Floating Gate Structure Without Rounding Effect," discloses a method for forming a square oxide structure or a square floating gate structure without rounding of corners.
- U.S. Patent 5,688,705 to Bergemont, "Method for Reducing the Spacing Between the Horizontally Adjacent Floating Gates of a Flash EPROM Array," discloses a method for reducing the spacing between adjacent floating gates of flash memory arrays.

TSMC-02-228

U.S. Patent 5,330,938 to Camerlenghi, "Method of Making Non-Volatile Split Gate EPROM Memory Cell and Self-Aligned Field Insulation," discloses a method of making a non-volatile split-gate EEPROM cell with self aligned field insulation.

Sincerely,

Stephen B. Ackerman,

Reg. No. 37761

10f1

	1111 7 10-1445													Docker(Humber			1		termination	044 =	
/a kacawani atina nishi nshire ditatina - H													TSMC-02-228 10/631,842								
2 ₀₀	A MAN APPLICATION													chia-la Hsieh							
-45 5 B														07 31 03							
Op.										l	J. Sʻ.	PA.	TEN	IT DOC	UMEN	TS		_	··		·
STEWNSHIP.	00	DOCUMENT HOMBER					R	DATI	<u> </u>		HULL			WIE .			CLASS		MUSCULE	ውሊሁሉ የ ሊዮዮጵያ	DATE
	6	403494				4	6/11	loa	<u></u>	Chu et			al.		438		719	8/14/00			
	6	03587963/19/02] (Lin et d.					438		257	4/15/99					
		lawer actions					Suna et al.					438		719	9/1/99						
	1	1		1	1	1 :		11/18		1 .	Ben	٦	2 W	iont	_		437	7	43	8/2	1/96
	1	1	1	i		l '	1 1	7/19	• • •	l l	Ca	ر مد	- ·	lena	hì		437		57	6/1	र्शवउ
	-						-	113	11			<u> </u>		, , , ,							
	1	\dagger	\vdash		\vdash		-			\top											
	 	+	\vdash			\vdash	-							••	· · · · · · · · · · · · · · · · · · ·						
	+	1	\vdash	\vdash																	
		\dagger		 	-	-	-			-											
	-	+	-	-	-	\vdash	-			+						,					
	<u> </u>	1_	<u> </u> _	1_	L	1.	<u> </u>	l		FO	RFIC	in F	PAT	ENT DO	осим	ENTS	<u> </u>		1	<u> </u>	
	∞	DOCUMENT NUMBER DATE									FOREIGN PATENT DOCUMENTS						cuss	;	SUBCLASS	Transla	
	+						П				 			····				.		YES	1 100
	+	-	-	-	\vdash											<u></u>					
	+-	-	-	-	-					_										<u>.</u>	
	-	-	-	-	<u> </u>	-				<u> </u>				 				 .			
	-	-	\vdash	-	-	-							· · · · ·						<u> </u>		ļ Ī
			<u> </u>]			_			<u> </u>							<u> </u>				<u> </u>
	1	Γ								ОТ	HER	DC	CU	MENTS	(Indu	ang Au	usor, Tiuo,	. Da	lo, Portinant I	04903, Eld	:.)
	-	<u> </u>																			· · · · · · · · · · · · · · · · · · ·
	+	-		•				,							 						
	-																				
								···								·					
									_			_ -									
																					
EXAMMER			-										7	DATE COM	KDERED						
FX																					
I EXAMINE	K: I	niti	al i	l ci	Lati	on	ÇQ	nsider	°cd, w	/bcit	or or	not c	ilalio	on is in co	ulotun	nce wil	ь мрег	۶,	609; Draw l	ine throu	gb

citation if not in conformance and not considered. Include copy of this form with next communication to the applicant